Cypress Semiconductor /psoc63 /FLASHC /FM_CTL /FM_CTL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FM_CTL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0FM_MODE0FM_SEQ 0DAA_MUX_SEL0 (IF_SEL)IF_SEL 0 (WR_EN)WR_EN

Description

Flash macro control

Fields

FM_MODE

Flash macro mode selection: ‘0’: Normal functional mode. ‘1’: Sets ‘pre-program control bit’ for soft pre-program operation of all selected SONOS cells. the control bit is cleared by the HW after any program operation. ‘2’: Sets … ‘15’: TBD

FM_SEQ

Flash macro sequence select: ‘0’: TBD ‘1’: TBD ‘2’: TBD ‘3’: TBD

DAA_MUX_SEL

Direct memory cell access address.

IF_SEL

Interface selection. Specifies the interface that is used for flash memory read operations: ‘0’: R interface is used (default value). In this case, the flash memory address is provided as part of the R signal interface. ‘1’: C interface is used. In this case, the flash memory address is provided by FM_MEM_ADDR (the page address) and by the C interface access offset in the FM_MEM_DATA structure.

WR_EN

‘0’: normal mode ‘1’: Fm Write Enable

Links

() ()